Nonscan design-for-testability techniques using RT-level design information
نویسندگان
چکیده
This paper presents non-scan design-for-testability techniques applicable to register-transfer (RT) level data path circuits. Knowledge of high-level design information, in the form of the RT-level structure, as well as the functions of the RT-level components, is utilized to develop effective non-scan DFT techniques. Instead of conventional techniques of selecting flip-flops (FF) to make controllable/observable, execution units (EXU) are selected using the EXU S-graph introduced in the paper. Controllability/observability points can be implemented using register files and constants. We introduce the notion of k-level controllable and observable loops, and demonstrate that it suffices to make all the loops k-level controllable/observable, k > 0, to achieve very high test efficiency. The new testability measure eliminates the need by traditional DFT techniques to make all loops directly (0-level) controllable/observable, reducing significantly the hardware overhead required, and making the non-scan DFT approach feasible and effective. We discuss ways of avoiding the formation of reconvergent regions while adding test points to make loops k-level controllable/observable. We introduce dual points, which utilize the different controllability/observability levels of loops, to make one loop controllable while making another loop observable. We present efficient algorithms to add the minimal hardware possible to make all loops in the data path k-level controllable/observable, without the use of scan FFs. The non-scan DFT techniques were applied to several data path circuits. The experimental results demonstrate the effectiveness of the k-level testability measure, and the use of distributed and dual points, to generate easily testable data paths with reduced hardware overhead. The hardware overhead and the test application time required for the non-scan designs is significantly lower than the partial scan designs. Most significantly, the experimental results demonstrate the ability of the RT-level DFT techniques to produce non-scan testable data paths, which can be tested at-speed. A preliminary version of this work has been presented at ICCAD, 1994 [15].
منابع مشابه
Partial Scan High-Level Synthesis
Classical strategies in design for testability are applied at the gate-level, after the RT-logic synthesis process. New techniques covering test and synthesis (Test Synthesis) [1] are appearing but their application is mainly oriented to gate level (commercial tools such as Synopsys). On the other hand, most high-level synthesis tools do not take into account the testability of the final archit...
متن کاملDesign for Testability Techniques at the Behavioral and Register-Transfer Levels
Improving testability during the early stages of the design ow can have several beneets, including signiicantly improved fault coverage, reduced test hardware overheads, and reduced design iteration times. This paper presents an overview of high level design methodologies that consider testability during the early (behavior and architecture) stages of the design ow, and their testability beneet...
متن کاملConsidering Testability during High-level Design
Considering testability during the early stages of the design flow can have several benefits, including significantly improved fault coverage, reduced test hardware overheads, and reduced design iteration times. This paper presents an overview of high level design methodologies that consider testability during the early (behavior and architecture) stages of the design flow,and their testability...
متن کاملAn integrated approach to behavioral-level design-for-testability using value-range and variable testability techniques
This research applies formal dataflow analysis and techniques to high-level DFT. Our proposed approach improves testability of the behavioral-level circuit description (such as in VHDL) based on propagation of the value ranges of variables through the circuit’s Control-Data Flow Graph (CDFG). The resulting testable circuit is accomplished via controllability and observability computations from ...
متن کاملTransformations and resynthesis for testability of RT-level control-data path specifications
| This paper introduces a technique to transform a given RT-Level design, consisting of control logic and data path, into a functionally equivalent, minimized design which is 100% testable under full-scan at the gate level. The proposed RT-Level optimization technique uses the RT-Level structure and exploits the interaction between the control and the data path. Our approach maintains the RT-Le...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- IEEE Trans. on CAD of Integrated Circuits and Systems
دوره 16 شماره
صفحات -
تاریخ انتشار 1997